ASTRA32 Online Help Prev Page Prev Page
Registration Benefits
System Summary
Cache (SMBIOS)
PCI/AGP Devices
Memory Modules
Memory (SMBIOS)
Storage (ATA/ATAPI)
Storage (ASPI)
Logical Drives
USB Devices
PnP Devices
ISA/PnP Devices
Physical Printers
Installed Printers
Slots (SMBIOS)
Ports (SMBIOS)
Hardware Monitoring
HDD Diagnostics
Drivers Troubleshooter
Installed Programs
Installed Hotfixes
Batch Mode
What's New

Memory Modules

Detailed information about memory modules with SPD support. Information about EPP, XMP and XMP 2.0 memory profiles.
Provides information for memory modules with SPD support. To read the information memory module and chipset should support SPD. Currently the program supports the following chipsets:
  • with Intel PIIX4 south bridge
  • Intel 440MX
  • SMSC Victory66
  • with Intel ICH/ICH0/ICH2/ICH2-M/ICH3-S/ICH3-M/ICH4/ICH4-M/ICH5/ICH5R/ICH6/ICH7/ICH8/ICH9/ICH10/6300ESB/6321ESB hub
  • Intel EP80579 processor
  • Intel 5 Series/3400 Series
  • Intel 6 Series/C200 Series
  • Intel X79
  • Intel DH89xxCC series
  • Intel System Controller Hub
  • Intel Atom E6xx processor
  • Intel Panther Point
  • Intel Panther Point-LP
  • Intel Lynx Point
  • Intel Lynx Point-LP
  • Intel 8 Series
  • Intel Wellsburg
  • Intel 9 Series
  • Intel Coleto Creek
  • Intel Wildcat Point-LP
  • Intel Avoton SoC
  • Intel BayTrail SoC
  • Intel Sunrise Point-H
  • Intel Sunrise Point-LP
  • Intel Denverton SoC
  • Intel Broxton SoC
  • Intel Braswell
  • Intel Lewisburg
  • Intel 200 Series (Union Point)
  • Intel 300 Series (Cannon Lake-H)
  • Intel Cannon Lake-LP
  • Intel Gemini Lake SoC
  • Intel Ice Lake-LP
  • Intel Cedar Fork PCH
  • Intel Kaby Lake-H PCH
  • Intel Comet Lake-H PCH
  • Intel Comet Lake-V PCH
  • Intel Jasper Lake SOC
  • Intel Alder Lake-S PCH
  • Intel Alder Lake-P PCH
  • Intel Alder Lake-M/N PCH
  • Intel Tiger Lake-H
  • Intel Emmitsburg
  • with VIA 596/A/B south bridge
  • with VIA 686/A/B south bridge
  • with VIA VT8231/VT8233/VT8233A/VT8233C/VT8235/VT8237/VT8237A/VT8251/CX700 south bridge
  • VIA VX800/VX820
  • VIA VX855/VX875 processors
  • with Reliance/ServerWorks OSB4/CSB5/CSB6/HT1000/HT1100 south bridge
  • with AMD 755/756/766/768/8111 south bridge
  • AMD Hudson-2
  • AMD CZ
  • with ALI 1533/1543/1535 south bridge
  • with nVidia nForce/nForce2/nForce3/nForce4 south bridge
  • with nVidia MCP51/MCP55/MCP61/MCP65/MCP67/MCP73/MCP78/MCP79/MCP89 south bridge
  • with SiS 5595/961/962/963/964/965/966/968 south bridge
  • with ATI SB200/SB300/SB400/SB600/SB700/SB800 south bridge.

Note: SPD reading is blocked on some Asustek motherboard models.

Memory Slot N

Information about memory module in slot number N

Memory Type: Memory module features - size, speed (PC66, PC100, PC133 for SDRAM; PC1600, PC2100, PC2700, PC3200 for DDR SDRAM), memory usage type (SDRAM, DDR SDRAM, DDR SGRAM, DDR2 SDRAM, DDR3 SDRAM, RDRAM, EDO, DDR4 SDRAM).

Manufacturer: Memory module manufacturer. If module memory manufacturer is unknown (memory was made in China) the program will identify it as "Noname".

DRAM Manufacturer: DRAM chips manufacturer. Only for DDR4+.

Module Type: Memory module type (DIMM, SO-DIMM, RIMM, SO-RIMM).

Number of Rows/Banks: Only for SDRAM.

Number of Ranks/Banks:

Module Attributes: Possible values: 'Unbuffered', 'Buffered', 'Registered, Unbuffered', 'Registered, Buffered'. Only for SDRAM and DDR memory.

Error Checking: Memory module error checking. None - absent, Parity - parity check, ECC - error correction (in brackets error correction module discharge). Only for SDRAM and DDR memory.

JEDEC Timings : JEDEC timings in format: JEDEC Profile @ Frequency - CL-tRCD-tRP-tRAS-tWR-tRC-tRFC1-tRFC2-tRFC4 (Active).

RAMBUS Timings : RAMBUS timings in format: RAMBUS Profile @ Frequency - CL-tCLS-tRCD-tRP-tRAS-tRR-tPP.

CL: CAS Latency. The time between sending a column address to the memory and the beginning of the data in response. tCLS: CLS Latency (Only for RDRAM). tRCD: Row Address (RAS) to Column Address (CAS) Delay. tRP: Row Precharge Time. tRAS: Row Active Time. tRR: Minimum RAS-to-RAS Time (Only for RDRAM). tPP: Minimum Precharge-to-Precharge Time (Only for RDRAM). tWR: Write Recovery Time (Only for DDR2, DDR3). tRC: Row Cycle Time. tRFC1, tRFC2, tRFC4: Refresh Cycle Time (Only for DDR4). Frequency: maximum frequency in MHz for these profile. Active: This profile is used by BIOS to program the memory controller.

CS# Latency: CS# Latency (Only for DDR1).

WE# Latency: WE# Latency (Only for DDR1).

Refresh Rate: Memory module refresh rate.

Data Width: External bus data width.

SDRAM Width: Memory module organization. Only for SDRAM, DDR.

Voltage Interface: Memory module voltage interface.

Max Case Temperature: Maximum case temperature.

Protocol Version: Current RDDRAM protocol version. Only for RDDRAM.

SPD Revision: Number of the using SPD revision.

Part Number: Unique part number.

Manufacturing Location: Memory module manufacturing location

Manufacture Date: Memory module manufacture date.

Serial Number: Unique module's serial number.

Revision Code: Number of the module revision code.

HeatSpreader: RIMM has a heatspreader.

Digital Thermal Sensor: RIMM have a thermal sensor.

EPP Support: Enhanced Performance Profiles (EPP) is supported.

Optimal Profile: The EPP Profile for Optimal Performance. Specifies which Profile should be loaded to maximize system performance.

XMP Support: Intel Extreme Memory Profile (XMP) is supported.

XMP Revision:

EPP Profile N

EPP Profile Type: The EPP section of the SPD may contain one of two defined profile types: Full Profile and Abbreviated Profiles.

Voltage Interface: The voltage level required for this profile.

EPP Timings : EPP timings in format: EPP Profile @ Frequency - CL-tRCD-tRP-tRAS-tWR-tRC-CR (Active). See JEDEC Timings for details.

CR: Command Rate. If the command rate is set to 1T, then commands can be sent on every clock edge. If the command rate is set to 2T, then commands can be sent on every other clock edge.

XMP Profile N

Profile Name: Name of XMP profile.

Voltage Interface: The voltage level required for this profile.

XMP Timings : XMP timings in format: XMP Profile @ Frequency - CL-tRCD-tRP-tRAS-tWR-tRC-CR. See JEDEC Timings for details.

CR: Command Rate. If the command rate is set to 1T, then commands can be sent on every clock edge. If the command rate is set to 2T, then commands can be sent on every other clock edge.

Note: Some characteristics of Noname memory modules can be identified as 'None', i.e. corresponding information is absent.

Copyright © 1997-2023 Sysinfo Lab. All Rights Reserved.
Converted from CHM to HTML with chm2web Standard 2.85 (unicode)