|
|
ASTRA32 Online Help |
|
|
ChipsetDetailed information about motherboard chipset.
Chipset Chipset Name: Manufacturer and name of chipset. Code Name: Code name of chipset. Chipset Type: Number and type of chips. Two Chips: Northbridge and Southbridge, Single Chip: Combined Northbridge and Southbridge, Single Chip: Southbridge-only, System on a Chip (SOC). Manufacturing Process: Production technology in nm. Max TDP: Maximum Thermal Design Power (TDP). Launch Date: Launch date of this chipset model. Recommended Price (USD): Recommended customer price in USD at the launch date of this chipset model. Northbridge Northbridge Vendor: Chipset northbridge vendor. Northbridge: Name of northbridge. Code Name: Code name of CPU integrated northbridge. Location: Northbridge location (Chipset Integrated, CPU Integrated). Bus Type: CPU to Northbridge bus type (Intel Front-Side Bus (FSB), Intel QuickPath Interconnect (QPI), AMD HyperTransport). System Bus Clock: Processor system bus clock. Bus Bandwidth: The total amount of data that can theoretically be transferred on the bus. Northbridge Clock: Northbridge clock for AMD Phenom II processors and higher. Northbridge Voltage: Northbridge voltage for AMD Phenom II processors and higher. Manufacturing Process: Northbridge production technology in nm. Maximum Memory Amount: Chipset maximum memory amount. Hardware ID: Northbridge hardware identifier. Revision: Northbridge silicon revision. Stepping: Northbridge stepping. Top Marking: Northbridge top marking. sSpec Number: Northbridge sSpec number. Package Type: Northbridge package type. Memory Controller Code Name: Code name of CPU integrated memory controller. Manufacturing Process: Memory controller production technology in nm. Location: Memory controller location. Hardware ID: Memory controller hardware identifier. Revision: Memory controller silicon revision. Stepping: Memory controller stepping. Current Memory Types: Current memory type and operating speed. Supported Memory Types: List of supported memory types and operating speeds. Maximum Memory Amount: Memory controller maximum memory amount. Current Controller Mode: Current memory controller mode (Symmetric/Asymmetric, Ganged/Unganged, number of channels, bus width). Supported Controller Mode: Maximum number of channels and bus width. Channel X DIMM X: Memory module populated in this memory slot (size, type, manufacturer). Current Memory Clock: Current memory clock and effective speed. FSB:DRAM Ratio: The ratio between the clock frequency of the FSB and the clock frequency of the DRAM. ECC: Error correction code (ECC) memory supported and current status. ECC Scrubbing: ECC Scrubbing supported and current status. Mirroring Mode (RAID): Mirroring Mode (RAID) supported and current status. ECC Chipkill: ECC Chipkill supported and current status. Timings CAS Latency (CL): The time between sending a column address to the memory and the beginning of the data in response. RAS to CAS Delay (tRCD): Row Address (RAS) to Column Address (CAS) Delay. RAS Precharge Time (tRP): Row Precharge Time. RAS Active Time (tRAS): Row Active Time. Row Cycle Time (tRC): Row Cycle Time. Row Refresh Cycle Time ( tRFC): Refresh Cycle Time. Command Rate (CR): The amount of time, in cycles, between when a DRAM chip is selected and a command is executed. Integrated Graphics Integrated Graphics: Name of integrated graphics controller. Video Memory Size: Status: Current status (Enabled/Disabled). Location: Graphics controller location (Chipset Integrated, CPU Integrated). Hardware ID: Integrated graphics hardware identifier. Revision: Integrated graphics silicon revision. PCI Express Controller PCI Express Controller: Name of PCI Express controller. Bus Type: PCI Express version, link width, link speed and current status. Bus Bandwidth: The total amount of data that can theoretically be transferred on the bus. Hardware ID: PCI Express controller hardware identifier. Revision: PCI Express controller silicon revision. Connected Device X: List of connected devices. AGP Controller AGP Controller: Name of AGP controller. AGP Version: Version of the AGP bus supported by the controller. AGP Speed Supported: Speed of the AGP bus supported by the controller. 'Selected' is the current speed of the AGP bus. Bus Bandwidth: The total amount of data that can theoretically be transferred on the bus. Fast Write: 4GB Addressing: Side Band Addressing: Hardware ID: AGP controller hardware identifier. Revision: AGP controller silicon revision. Connected Device X: List of connected devices. Southbridge Southbridge Vendor: Chipset southbridge vendor. Southbridge: Name of southbridge. Location: Southbridge location (Combined Northbridge and Southbridge, CPU Integrated). Bus Type: CPU to Southbridge bus type (Intel Direct Media Interface, VIA V-Link, SiS MuTIOL, ATI A-Link, AMD A-Link, AMD Unified Media Interface (UMI), Intel On Package DMI Interconnect Interface (OPI), PCI Express). System Bus Clock: CPU to Southbridge bus clock. Bus Bandwidth: The total amount of data that can theoretically be transferred on the bus. Manufacturing Process: Southbridge production technology in nm. Max TDP: Maximum Thermal Design Power (TDP). Hardware ID: Southbridge hardware identifier. Revision: Southbridge silicon revision. Stepping: Southbridge stepping. Top Marking: Southbridge top marking. sSpec Number: Southbridge sSpec number. Package Type: Southbridge package type. Launch Date: Launch date of this southbridge. Recommended Price (USD): Recommended customer price in USD at the launch date of this southbridge. Connected Device X: List of connected devices. Integrated Sound Audio Controller: Name of audio controller. Audio Codec Name: Name of AC'97/HDA codec. Controller Type: Controller type (High Definition Audio/AC'97 Audio Codec). Codec Enhancement: 3D Stereo Enhancement of AC'97 codec. Hardware ID: Audio controller hardware identifier. Revision: Audio controller silicon revision. Integrated Storage Storage Controller: Name of storage controller. Controller Type: Controller type (SCSI, IDE, Floppy, IPI, 'RAID, ATA, Serial ATA, Serial Attached SCSI, Non-Volatile memory controller). Hardware ID: Storage controller hardware identifier. Revision: Storage
controller silicon revision. Copyright © 1997-2023 Sysinfo Lab. All Rights Reserved. |
| Converted from CHM to HTML with chm2web Standard 2.85 (unicode) |
